Chisel

An open-source hardware description language (HDL) used to describe digital electronics and circuits at the register-transfer level that facilitates advanced circuit generation and design reuse for both ASIC and FPGA digital logic designs

Rank

792 69

Git Repositories

chisel3

Started

2015-04-27 3,632 days ago

GitHub Stars

4,156 #1,972

Weekly commits since inception
2015 2020 2025

Weekly contributors since inception
2015 2020 2025

Recent Project Activity

Past 30 days 114 commits #495 9 contributors #829
Past 90 days 371 commits #512 17 contributors #891
Past 365 days 766 commits #875 40 contributors #1,000
Past 1095 days 1,785 commits #1,193 80 contributors #1,244
All time 3,721 commits 152 contributors

Contributing Individuals

Commits past X days
30 90 365 1095 All
118 Michael Gielda 0 0 0 0 1
118 Nick Hynes 0 0 0 0 1
118 Richard Xia 0 0 0 0 1
118 The Gitter Badger 0 0 0 0 1
118 Scott Beamer 0 0 0 0 1
118 Desire Kaleba 0 0 0 0 1
118 Nic McDonald 0 0 0 0 1
118 yep 0 0 0 0 1
118 Ruige Lee 0 0 0 0 1
118 Christopher Celio 0 0 0 0 1
118 Verneri Hirvonen 0 0 0 0 1
118 Zhuanhao Wu 0 0 0 0 1
118 Boris V.Kuznetsov 0 0 0 0 1
118 John Ingalls 0 0 0 0 1
118 fzi-hielscher 0 0 0 0 1
118 HappyQuark 0 0 0 0 1
118 Leigang Kou 0 0 0 0 1
118 chrisbaldwin2 0 0 0 0 1
118 PENGUINLIONG 0 0 0 0 1
118 apaj 0 0 0 0 1
Showing 121 to 140 of 152 results Previous Next
Contributing Companies

Add this OSSRank shield to this project's README.md

[![OSSRank](https://shields.io/endpoint?url=https://ossrank.com/shield/1315)](https://ossrank.com/p/1315)