OSS Project

Chisel

An open-source hardware description language (HDL) used to describe digital electronics and circuits at the register-transfer level that facilitates advanced circuit generation and design reuse for both ASIC and FPGA digital logic designs

Rank
910
Increased by 30
Git Repositories
chisel3
Started
2015-04-27 3,305 days ago
GitHub Stars
3,729 #1,983
Stackoverflow Questions with tag chisel
691 #561
Weekly commits since inception
2015 2019 2024
Weekly contributors since inception
2015 2019 2024
Recent Project Activity
Day Span Commits Contributors
30 33 #1,189 12 #674
90 122 #1,148 21 #775
365 505 #1,230 48 #909
1095 1,318 #1,517 79 #1,275
All time 2,999 138
Contributing Individuals
Commits past X days
Contributor 30 90 All
1 Jack Koenig 6 37 575
2 Schuyler Eldridge 0 12 286
3 Jiuyang Liu 4 7 132
4 Jim Lawson 0 0 319
5 Will Dietz 9 14 30
6 Andrew Waterman 0 0 259
7 Megan Wachs 2 2 68
8 Chisel Bot 2 8 27
9 Ducky 0 0 199
10 Chick Markley 0 0 110
11 Schuyler Eldridge 0 0 168
12 Sprite 3 10 18
13 Adam Izraelevitz 0 0 77
14 Deborah Soung 0 5 27
15 Mike Urbach 2 10 16
16 Jared Barocsi 0 0 32
17 Mike Urbach 0 0 21
18 Aditya Naik 0 0 32
19 Albert Chen 0 0 17
20 George 0 0 19
Contributing Companies

Add this OSSRank shield to this project's README.md

[![OSSRank](https://shields.io/endpoint?url=https://ossrank.com/shield/1315)](https://ossrank.com/p/1315)