Chisel

An open-source hardware description language (HDL) used to describe digital electronics and circuits at the register-transfer level that facilitates advanced circuit generation and design reuse for both ASIC and FPGA digital logic designs

started in 2015
3,802 commits
153 contributors

Rank

1009 136

Git Repositories

Started

2015-04-27 3,710 days ago

GitHub Stars

4,156 #1,972

Weekly commits since inception

2015 2020 2025

Weekly contributors since inception

2015 2020 2025

Recent Project Activity

Time Period Commits Contributors
Past 30 days 17 commits #1,378 6 contributors #1,041
Past 90 days 105 commits #1,096 18 contributors #784
Past 365 days 759 commits #851 38 contributors #1,012
Past 1095 days 1,803 commits #1,143 78 contributors #1,246
All time 3,802 commits 153 contributors

Contributing Individuals

Contributor 30 days 90 days 365 days 1095 days All time
4 30 353 606 642
4 21 188 490 787
3 14 54 83 83
0 0 0 0 319
0 0 7 56 140
0 0 0 2 259
0 3 19 44 51
0 0 5 55 76
9 Ducky
0 0 0 0 199
0 8 19 27 27
0 0 0 0 168
0 0 10 42 42
4 10 16 16 16
0 0 0 22 110
0 0 2 23 79
16 unlsycn
0 2 20 20 20
0 1 5 26 33
0 0 0 27 32
19 Sprite
0 0 5 23 23
0 0 4 20 20
Showing 1 to 20 of 153 results

Contributing Companies

Add the OSSRank badge to this project

OSSRank Badge Add this OSSRank shield to your project's README.md
[![OSSRank](https://shields.io/endpoint?url=https://ossrank.com/shield/1315)](https://ossrank.com/p/1315)