Chisel

An open-source hardware description language (HDL) used to describe digital electronics and circuits at the register-transfer level that facilitates advanced circuit generation and design reuse for both ASIC and FPGA digital logic designs

started in 2015
3,823 commits
153 contributors

Rank

1033 43

Git Repositories

Started

2015-04-27 3,734 days ago

GitHub Stars

4,156 #1,970

Weekly commits since inception

2015 2020 2025

Weekly contributors since inception

2015 2020 2025

Recent Project Activity

Time Period Commits Contributors
Past 30 days 21 commits #1,279 7 contributors #953
Past 90 days 70 commits #1,321 15 contributors #925
Past 365 days 744 commits #866 36 contributors #1,055
Past 1095 days 1,812 commits #1,140 77 contributors #1,256
All time 3,823 commits 153 contributors

Contributing Individuals

Contributor 30 days 90 days 365 days 1095 days All time
4 12 357 610 646
6 19 170 495 793
6 16 60 89 89
0 0 0 0 319
0 0 6 56 140
0 0 0 2 259
2 4 21 45 53
8 Ducky
0 0 0 0 199
0 0 2 49 76
0 0 0 0 168
0 0 10 42 42
0 0 0 22 110
1 1 3 24 80
0 0 19 27 27
15 unlsycn
0 2 20 20 20
0 4 16 16 16
0 1 5 26 33
0 0 0 26 32
18 Sprite
0 0 5 23 23
0 0 4 20 20
Showing 1 to 20 of 153 results

Contributing Companies

Add the OSSRank badge to this project

OSSRank Badge Add this OSSRank shield to your project's README.md
[![OSSRank](https://shields.io/endpoint?url=https://ossrank.com/shield/1315)](https://ossrank.com/p/1315)