RISC-V

An open standard instruction set architecture (ISA) based on established RISC principles

Computer Architecture
SiFive
Tenstorrent
Ventana Micro Systems
efabless
started in 2006
25,181 commits
1,231 contributors

Rank

196 7

Started

2006-06-02 6,975 days ago

Open Core Products

SiFive Core IP SiFive
Grayskull Tenstorrent
Ventana Ventana Micro Systems
efabless efabless

GitHub Stars

8,179 #1,436

Weekly commits since inception
2006 2015 2025

Weekly contributors since inception
2006 2015 2025

Recent Project Activity

Time Period Commits Contributors
Past 30 days 137 commits #350 24 contributors #298
Past 90 days 388 commits #442 56 contributors #252
Past 365 days 1,533 commits #500 178 contributors #216
Past 1095 days 6,996 commits #374 449 contributors #206
All time 25,181 commits 1,231 contributors

Contributing Individuals

Contributor 30 days 90 days 365 days 1095 days All time
805 Krzysztof Kajstura
0 0 0 0 1
805 Svetoslav Enchev
0 0 0 0 1
805 xuguangxiao
0 0 0 0 1
805 Takács Áron
0 0 0 0 1
805 mike brown
0 0 0 0 1
805 Thibaut Pérami
0 0 0 0 1
805 Thomas Søhus
0 0 0 0 1
805 Tobias Ringström
0 0 0 0 1
805 Tommy Vestermark
0 0 0 0 1
805 tymcauley
0 0 0 0 1
805 SASANO Takayoshi
0 0 0 0 1
805 Aymeric Vincent
0 0 0 0 1
805 EMARD
0 0 0 0 1
805 wzgpeter
0 0 0 0 1
805 Yinan Xu
0 0 0 0 1
805 Yann Vernier
0 0 0 0 1
805 Zoltán Dudás
0 0 0 0 1
805 zhenwei
0 0 0 0 1
805 Chuen Chou
0 0 0 0 1
805 YanLin Zhu
0 0 0 0 1
Showing 1201 to 1220 of 1231 results
Previous Next

Contributing Companies

Add the OSSRank badge to this project

OSSRank Badge Add this OSSRank shield to your project's README.md
[![OSSRank](https://shields.io/endpoint?url=https://ossrank.com/shield/1311)](https://ossrank.com/p/1311)