RISC-V

An open standard instruction set architecture (ISA) based on established RISC principles

Rank

212 17

Started

2006-06-02 6,858 days ago

Open Core Products

efabless efabless
SiFive Core IP SiFive
Grayskull Tenstorrent

GitHub Stars

8,179 #1,437

Weekly commits since inception

2006 2015 2025

Weekly contributors since inception

2006 2015 2025

Recent Project Activity

Past 30 days 84 commits #640 29 contributors #260
Past 90 days 279 commits #586 65 contributors #205
Past 365 days 1,714 commits #452 197 contributors #186
Past 1095 days 6,958 commits #380 451 contributors #205
All time 25,673 commits 1,234 contributors

Contributing Individuals

Commits past X days
30 90 365 1095 All
816 Arjan Bink 0 0 0 0 1
816 Udit Khanna 0 0 0 0 1
816 black-parrot 0 0 0 0 1
816 billhuffman 0 0 0 0 1
816 jhjung81 0 0 0 0 1
816 ZL2WRW 0 0 0 0 1
816 dave-estes-syzexion 0 0 0 0 1
816 Wei-shan Wu 0 0 0 0 1
816 Kai Meinhard 0 0 0 0 1
816 simond-imperas 0 0 0 0 1
816 Robbert 0 0 0 0 1
816 kasperk81 0 0 0 0 1
816 Anton Fedotov 0 0 0 0 1
816 Adrian Burns 0 0 0 0 1
816 Alexandre Joannou 0 0 0 0 1
816 Andrew Kohlsmith 0 0 0 0 1
816 Albert Ou 0 0 0 0 1
816 Al Dyrius 0 0 0 0 1
816 Alex Forencich 0 0 0 0 1
816 Alex J Lennon 0 0 0 0 1
Showing 961 to 980 of 1234 results Previous Next
Contributing Companies

Add this OSSRank shield to this project's README.md

[![OSSRank](https://shields.io/endpoint?url=https://ossrank.com/shield/1311)](https://ossrank.com/p/1311)