RISC-V

An open standard instruction set architecture (ISA) based on established RISC principles

Rank

212 17

Started

2006-06-02 6,858 days ago

Open Core Products

efabless efabless
SiFive Core IP SiFive
Grayskull Tenstorrent

GitHub Stars

8,179 #1,437

Weekly commits since inception

2006 2015 2025

Weekly contributors since inception

2006 2015 2025

Recent Project Activity

Past 30 days 84 commits #640 29 contributors #260
Past 90 days 279 commits #586 65 contributors #205
Past 365 days 1,714 commits #452 197 contributors #186
Past 1095 days 6,958 commits #380 451 contributors #205
All time 25,673 commits 1,234 contributors

Contributing Individuals

Commits past X days
30 90 365 1095 All
816 James Mastros 0 0 0 0 1
816 Edward Tomasz Napierała 0 0 0 0 1
816 Matic Potočnik 0 0 0 0 1
816 ansimita 0 0 0 0 1
816 Elliott Partridge 0 0 0 0 1
816 Cliff L. Biffle 0 0 0 0 1
816 Jan Čapek 0 0 0 0 1
816 Masaki Muranaka 0 0 0 0 1
816 IsaacDynamo 0 0 0 0 1
816 barthess 0 0 0 0 1
816 Arne Wichmann 0 0 0 0 1
816 Jiří Pinkava 0 0 0 0 1
816 Georg Sauthoff 0 0 0 0 1
816 Philip Craig 0 0 0 0 1
816 Vanya Sergeev 0 0 0 0 1
816 Zijian Zhang 0 0 0 0 1
816 michael-roe 0 0 0 0 1
816 Bartek Gąsiorzewski 0 0 0 0 1
816 Rustem Yunusov 0 0 0 0 1
816 eistar 0 0 0 0 1
Showing 941 to 960 of 1234 results Previous Next
Contributing Companies

Add this OSSRank shield to this project's README.md

[![OSSRank](https://shields.io/endpoint?url=https://ossrank.com/shield/1311)](https://ossrank.com/p/1311)