OSS Project

RISC-V

An open standard instruction set architecture (ISA) based on established RISC principles

Rank
232
Decreased by 34
Started
2006-06-02 6,752 days ago
Open Core Products
Open Core Company Product
efabless efabless
SiFive SiFive Core IP
Tenstorrent Grayskull
Ventana Micro Systems Ventana
GitHub Stars
7,861 #1,435
Stackoverflow Questions with tag riscv
1,411 #440
Weekly commits since inception
2006 2015 2024
Weekly contributors since inception
2006 2015 2024
Recent Project Activity
Day Span Commits Contributors
30 68 #682 25 #289
90 299 #570 56 #254
365 1,999 #395 192 #195
1095 7,060 #376 436 #216
All time 25,195 1,195
Contributing Individuals
Commits past X days
Contributor 30 90 All
680 Austin Phillips 0 0 2
680 Andrew Wesie 0 0 2
680 Bas Vermeulen 0 0 2
680 Ben Nahill 0 0 2
680 Brad Riensche 0 0 2
680 Brent Roman 0 0 2
680 bdwyatt 0 0 2
680 Tomek CEDRO 0 0 2
680 Christopher Celio 0 0 2
680 Chengyu Zheng 0 0 2
680 Christian Hoff 0 0 2
680 chuanhua 0 0 2
680 Marian Cingel 0 0 2
680 Andrew Leech 0 0 2
680 is2t 0 0 2
680 Dimitar Dimitrov 0 0 2
680 Dmitri Pavlov 0 0 2
680 Doug Brunner 0 0 2
680 Faisal Shah 0 0 2
680 Fraser Cormack 0 0 2
Contributing Companies

Add this OSSRank shield to this project's README.md

[![OSSRank](https://shields.io/endpoint?url=https://ossrank.com/shield/1311)](https://ossrank.com/p/1311)