OSS Project

RISC-V

An open standard instruction set architecture (ISA) based on established RISC principles

Rank
232
Decreased by 33
Started
2006-06-02 6,751 days ago
Open Core Products
Open Core Company Product
efabless efabless
SiFive SiFive Core IP
Tenstorrent Grayskull
Ventana Micro Systems Ventana
GitHub Stars
7,861 #1,435
Stackoverflow Questions with tag riscv
1,411 #440
Weekly commits since inception
2006 2015 2024
Weekly contributors since inception
2006 2015 2024
Recent Project Activity
Day Span Commits Contributors
30 68 #681 25 #289
90 299 #571 56 #254
365 1,999 #395 192 #195
1095 7,060 #376 436 #216
All time 25,195 1,195
Contributing Individuals
Commits past X days
Contributor 30 90 All
680 Alexander Stein 0 0 2
680 Alexandre TORGUE 0 0 2
680 Andrew Ruder 0 0 2
680 Jean-Christian de Rivaz 0 0 2
680 Jerome Forissier 0 0 2
680 Guido Guenther 0 0 2
680 Ewout ter Hoeven 0 0 2
680 Dongxue Zhang 0 0 2
680 Arun Thomas 0 0 2
680 Daniel Glöckner 0 0 2
680 David Anders 0 0 2
680 Harald Welte 0 0 2
680 Ivo Manca 0 0 2
680 Lennert Buytenhek 0 0 2
680 Maxime COQUELIN 0 0 2
680 Michael Roth 0 0 2
680 Niklas Söderlund 0 0 2
680 Oleksandr Tymoshenko 0 0 2
680 Tim Sander 0 0 2
680 Uwe Kleine-König 0 0 2
Contributing Companies

Add this OSSRank shield to this project's README.md

[![OSSRank](https://shields.io/endpoint?url=https://ossrank.com/shield/1311)](https://ossrank.com/p/1311)