RISC-V

An open standard instruction set architecture (ISA) based on established RISC principles

started in 2006
25,191 commits
1,232 contributors

Rank

194 6

Started

2006-06-02 6,976 days ago

Open Core Products

SiFive Core IP SiFive
Grayskull Tenstorrent
efabless efabless

GitHub Stars

8,179 #1,436

Weekly commits since inception

2006 2015 2025

Weekly contributors since inception

2006 2015 2025

Recent Project Activity

Time Period Commits Contributors
Past 30 days 147 commits #346 25 contributors #287
Past 90 days 387 commits #439 55 contributors #253
Past 365 days 1,539 commits #499 179 contributors #214
Past 1095 days 7,004 commits #372 450 contributors #205
All time 25,191 commits 1,232 contributors

Contributing Individuals

Contributor 30 days 90 days 365 days 1095 days All time
0 0 0 2 2
0 0 0 0 6
0 0 0 0 6
0 0 0 1 4
0 0 0 0 6
0 0 0 0 6
0 0 0 2 2
336 Luke Lau
0 0 1 1 1
0 0 0 0 6
0 0 0 0 6
0 0 1 1 1
0 0 0 0 6
0 0 0 2 2
0 0 1 1 1
0 0 0 0 6
336 Alamy Liu
0 0 0 0 6
0 0 0 0 6
0 0 1 1 1
0 0 0 2 2
0 0 1 1 1
Showing 341 to 360 of 1232 results

Contributing Companies

Add the OSSRank badge to this project

OSSRank Badge Add this OSSRank shield to your project's README.md
[![OSSRank](https://shields.io/endpoint?url=https://ossrank.com/shield/1311)](https://ossrank.com/p/1311)