RISC-V

An open standard instruction set architecture (ISA) based on established RISC principles

started in 2006
25,191 commits
1,232 contributors

Rank

193 8

Started

2006-06-02 6,976 days ago

Open Core Products

SiFive Core IP SiFive
Grayskull Tenstorrent
efabless efabless

GitHub Stars

8,179 #1,436

Weekly commits since inception

2006 2015 2025

Weekly contributors since inception

2006 2015 2025

Recent Project Activity

Time Period Commits Contributors
Past 30 days 147 commits #353 25 contributors #299
Past 90 days 387 commits #441 55 contributors #251
Past 365 days 1,539 commits #500 179 contributors #217
Past 1095 days 7,004 commits #373 450 contributors #206
All time 25,191 commits 1,232 contributors

Contributing Individuals

Contributor 30 days 90 days 365 days 1095 days All time
266 Ruige Lee
0 0 0 3 3
0 0 0 3 3
266 HepoH3
0 0 1 2 2
0 0 1 2 2
0 0 0 0 9
0 0 0 0 9
266 Weiwei Li
0 0 0 2 5
0 0 0 3 3
0 0 0 0 9
0 0 0 0 9
0 0 0 0 9
0 0 0 0 9
0 0 0 0 9
0 0 0 3 3
0 0 0 0 9
0 0 0 0 9
0 0 0 3 3
266 brs
0 0 0 3 3
266 Jie Zhang
0 0 0 0 9
266 Jon Povey
0 0 0 0 9
Showing 281 to 300 of 1232 results

Contributing Companies

Add the OSSRank badge to this project

OSSRank Badge Add this OSSRank shield to your project's README.md
[![OSSRank](https://shields.io/endpoint?url=https://ossrank.com/shield/1311)](https://ossrank.com/p/1311)