RISC-V

An open standard instruction set architecture (ISA) based on established RISC principles

Rank

189 4

Started

2006-06-02 6,884 days ago

Open Core Products

efabless efabless
SiFive Core IP SiFive
Grayskull Tenstorrent

GitHub Stars

8,179 #1,437

Weekly commits since inception

2006 2015 2025

Weekly contributors since inception

2006 2015 2025

Recent Project Activity

Past 30 days 113 commits #501 32 contributors #233
Past 90 days 349 commits #541 65 contributors #225
Past 365 days 1,668 commits #459 195 contributors #193
Past 1095 days 6,965 commits #378 454 contributors #203
All time 25,808 commits 1,243 contributors

Contributing Individuals

Commits past X days
30 90 365 1095 All
21 Spencer Oliver 0 0 0 0 603
22 zwelch 0 0 0 0 565
23 Jordan Carlin 9 20 68 70 70
24 Oyvind Harboe 0 0 0 0 538
25 David Brownell 0 0 0 0 531
26 Paul Fertser 0 0 3 11 407
27 Nicolas Brunie 0 1 6 130 130
28 Megan Wachs 0 0 0 0 398
29 ntfreak 0 0 0 0 324
30 Alex Richardson 9 19 21 40 40
31 Andreas Fritiofson 0 0 0 1 252
32 Erhan Kurubas 0 0 0 74 80
33 Anatoly Parshintsev 0 1 27 44 44
34 Tarek BOCHKATI 0 0 0 13 179
35 Ved Shanbhogue 0 0 22 42 44
36 Paul Donahue 0 4 9 27 94
37 Alasdair 1 2 12 33 74
37 ved-rivos 1 1 26 34 34
39 Andreas Cord-Landwehr 0 0 2 59 59
40 Jan Matyas 0 8 19 31 31
Showing 21 to 40 of 1243 results Previous Next
Contributing Companies

Add this OSSRank shield to this project's README.md

[![OSSRank](https://shields.io/endpoint?url=https://ossrank.com/shield/1311)](https://ossrank.com/p/1311)