OpenROAD

An integrated chip physical design tool that takes a design from synthesized Verilog to routed layout

started in 2019
29,317 commits
186 contributors

Rank

224 25

Git Repositories

Started

2019-10-27 2,013 days ago

Open Core Products

efabless efabless

GitHub Stars

1,752 #2,559

Weekly commits since inception

2019 2022 2025

Weekly contributors since inception

2019 2022 2025

Recent Project Activity

Time Period Commits Contributors
Past 30 days 782 commits #51 30 contributors #251
Past 90 days 2,192 commits #62 43 contributors #348
Past 365 days 7,382 commits #86 87 contributors #455
Past 1095 days 17,405 commits #124 149 contributors #718
All time 29,317 commits 186 contributors

Contributing Individuals

Contributor 30 days 90 days 365 days 1095 days All time
0 0 2 2 2
0 0 0 4 4
0 0 2 2 2
120 bernardo
0 0 2 2 2
120 vgopal18
0 0 2 2 2
126 Dan Moore
0 0 0 0 11
0 0 0 2 7
0 1 1 1 1
128 rjridle
0 0 0 0 10
128 max
0 1 1 1 1
0 0 0 0 9
131 sewkim
0 0 0 0 9
0 0 0 3 3
0 0 0 3 3
0 0 1 2 2
0 0 0 0 8
0 0 0 0 8
0 0 1 1 1
138 Zihao Yu
0 0 1 1 1
0 0 1 1 1
Showing 121 to 140 of 186 results

Contributing Companies

Add the OSSRank badge to this project

OSSRank Badge Add this OSSRank shield to your project's README.md
[![OSSRank](https://shields.io/endpoint?url=https://ossrank.com/shield/1539)](https://ossrank.com/p/1539)